Browse Source

Unix line endings

rusage added
pre-master-46
Holger Vogt 10 months ago
parent
commit
3fb1ea1c39
  1. 3
      examples/xspice/see/CMOSComparator/Fig27_12_see.sp

3
examples/xspice/see/CMOSComparator/Fig27_12_see.sp

@ -68,11 +68,10 @@ aseegen2 ct mon [ %id(vdd vbiasp) %id(vdd vop) %id(vdd vom) %id(vdd vopb) %id(vd
.control
run
rusage time
set xbrushwidth=2
plot mon
plot out vp ct mon*5000+6
.endc
.end
Loading…
Cancel
Save