Home Explore Help
Register Sign In
epilectrik
/
pyNgSpice
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
7727 Commits
1 Branch
0 Tags
36 MiB
C 90.4%
C++ 3.2%
AMPL 2.4%
M4 1.4%
Perl 0.4%
Other 1.8%
 
 
 
 
 
 
Tree: ffc74197b0
pre-master-46
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'ffc74197b0'
${ noResults }
pyNgSpice/examples/xspice
History
Holger Vogt afde37c35d
add y-axis label
4 years ago
..
d_lut Obtain memory and simulation time 4 years ago
d_source Obtain memory and simulation time 4 years ago
delay Obtain memory and simulation time 4 years ago
delta-sigma add y-axis label 4 years ago
filesource Obtain memory and simulation time 4 years ago
original-examples New names for the (experimental) ramp-time capacitor and inductor code models 4 years ago
pll make simulation faster, allow batch mode 6 years ago
state Obtain memory and simulation time 4 years ago
table one tran analysis is sufficient 8 years ago
analog_models1_transient.sp xspice examples 16 years ago
fstest.sp 'filesource' test 15 years ago
sine.m 'filesource' test 15 years ago
xspice_c1.cir example input file as cited in manual 14 years ago
xspice_c2.cir whitespace cleanup, add missing trailing newlines 16 years ago
xspice_c3.cir whitespace cleanup, add missing trailing newlines 16 years ago
Powered by Gitea Version: 1.14.2 Page: 72ms Template: 38ms
English
English 简体中文 繁體中文(香港) 繁體中文(台灣) Deutsch français Nederlands latviešu русский Українська 日本語 español português do Brasil Português de Portugal polski български italiano suomi Türkçe čeština српски svenska 한국어
Licenses API Website Go1.16.4