You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Tree: fb63573b6b

pre-master-46

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from 'fb63573b6b'

${ noResults }

pyNgSpice/visualc/xspice

History

Giles Atkinson ce1ecca15e Add support for including Verilog simulation within an instance of the d_cosim codemodel, using libvvp, the simulation runtime of Icarus Verilog. This complements the existing method using Verilator. The new source code is built into two binary shared libraries, ivlng.so (or .DLL) and ivlng.vpi that are loaded during simulation.		2 years ago
..
cmpp	Fix processing of lines like: "*# pre_some_command ...".	1 year ago
analog.vcxproj	Add missing pwlts cfunc.mod and ifspec.ifs	3 years ago
aux-cfunc.bat	introduce visualc/xspice	10 years ago
aux-digital.bat	Add support for including Verilog simulation within an instance	1 year ago
aux-udnfunc.bat	introduce visualc/xspice	10 years ago
digital.vcxproj	Add support for including Verilog simulation within an instance	1 year ago
spice2poly.vcxproj	Update for all MSVC project files:	3 years ago
table.vcxproj	Update for all MSVC project files:	3 years ago
xspice-local.sln	xspice/icm/table, introduce table2d/table3d	9 years ago
xtradev.vcxproj	Update for all MSVC project files:	3 years ago
xtraevt.vcxproj	Update for all MSVC project files:	3 years ago