You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Tree: f75e970ecf

pre-master-46

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from 'f75e970ecf'

${ noResults }

pyNgSpice/test_cases

History

Holger Vogt f75e970ecf Initialze sim_param_vals		3 years ago
..
capacitor	prototype for Verilog-A integration using OSDI and OpenVAF	3 years ago
cccs	prototype for Verilog-A integration using OSDI and OpenVAF	3 years ago
ccvs	prototype for Verilog-A integration using OSDI and OpenVAF	3 years ago
diode	prototype for Verilog-A integration using OSDI and OpenVAF	3 years ago
hicuml2	prototype for Verilog-A integration using OSDI and OpenVAF	3 years ago
inductor	prototype for Verilog-A integration using OSDI and OpenVAF	3 years ago
multiple_devices	prototype for Verilog-A integration using OSDI and OpenVAF	3 years ago
node_collapsing	prototype for Verilog-A integration using OSDI and OpenVAF	3 years ago
resistor	prototype for Verilog-A integration using OSDI and OpenVAF	3 years ago
vccs	prototype for Verilog-A integration using OSDI and OpenVAF	3 years ago
vcvs	prototype for Verilog-A integration using OSDI and OpenVAF	3 years ago
testing.py	prototype for Verilog-A integration using OSDI and OpenVAF	3 years ago