epilectrik
/
pyNgSpice
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
508 Commits
1 Branch
0 Tags
36 MiB
 
 
 
 
 
 
Tree: d0c3eaf5fe
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'd0c3eaf5fe'
${ noResults }
pyNgSpice/tests/cider/serial
pnenzi d0c3eaf5fe
Leading space bug corrected. 		22 years ago
..
astable.cir Added example files for cider simulator. 22 years ago
charge.cir Added example files for cider simulator. 22 years ago
colposc.cir Added example files for cider simulator. 22 years ago
dbridge.cir Added example files for cider simulator. 22 years ago
invchain.cir Added example files for cider simulator. 22 years ago
meclgate.cir Added example files for cider simulator. 22 years ago
nmosinv.cir Added example files for cider simulator. 22 years ago
pass.cir Added example files for cider simulator. 22 years ago
pullup.cir Added example files for cider simulator. 22 years ago
readme Added example files for cider simulator. 22 years ago
recovery.cir Added example files for cider simulator. 22 years ago
rtlinv.cir Added example files for cider simulator. 22 years ago
vco.cir Added example files for cider simulator. 22 years ago

readme 

This directory contains the CIDER serial-version benchmarks used in the
thesis "Design-Oriented Mixed-Level Circuit and Device Simulation" by
David A. Gates.