You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Tree: ce1ecca15e

pre-master-46

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from 'ce1ecca15e'

${ noResults }

pyNgSpice/examples/klu/Circuits

History

Giles Atkinson ce1ecca15e Add support for including Verilog simulation within an instance of the d_cosim codemodel, using libvvp, the simulation runtime of Icarus Verilog. This complements the existing method using Verilator. The new source code is built into two binary shared libraries, ivlng.so (or .DLL) and ivlng.vpi that are loaded during simulation.		2 years ago
..
85	KLU Integration from scratch #1, examples/klu/Circuits	3 years ago
libraries	Added missing ISCAS85 libraries	3 years ago
technology	KLU Integration from scratch #1, examples/klu/Circuits	3 years ago