You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Tree: 8e8716abc7

pre-master-46

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from '8e8716abc7'

${ noResults }

pyNgSpice/examples

History

Giles Atkinson 35968d1da6 Add additional examples of Verilog co-simulation and share the Verilog source and large parts of the example circuits between Verilator and Icarus Verilog. Verilog source file adc.v has improved style: all assignments in the always block are now non-blocking.		2 years ago
..
Monte_Carlo	Fix warning message	1 year ago
TransImpedanceAmp	Some hints how to use this file	8 years ago
TransmissionLines	Better visibility of the results	3 years ago
adms	Comment out non-ngspice compatible commands	4 years ago
cider	Fix warning message	1 year ago
control_structs	S-parameters: Replace S11 by S_1_1 etc. to avoid ambiguity	4 years ago
ddt	Fix warning message	1 year ago
digital	Example for 7490a Pspice subckt. This exercises jkff, logicexp, and pindly conversions to XSPICE.	3 years ago
hicum2	prevent non-monotonic scale	5 years ago
inductive-systems	examples/inductive-systems/*, add test files	9 years ago
klu/Circuits	Fix warning message	1 year ago
loops	Fix warning message	1 year ago
measure	measure example with expression evaluation	2 years ago
memristor	Obtain memory and simulation time	4 years ago
mos	File encoding is now UTF-8	1 year ago
noise	implement osdi noise support	2 years ago
numparam	Add a simple example of using string-valued parameters.	3 years ago
optran	special ngbehavior needed	3 years ago
osdi	add examples for OSDI noise	2 years ago
p-to-n-examples	Use sparse, as KLU will fail.	3 years ago
paranoia	Fix warning message	1 year ago
plot	plotting/grid.c, bug fix, avoid string buffer overflow	8 years ago
probe	Enable power measurement for W switch	4 years ago
proc2mod	Fix warning message	1 year ago
pss	move to the actual bsim4 version to avoid needless warnings	12 years ago
snapshot	examples/snapshot: start, interrupt and resume simulation	14 years ago
soa	Add a comment to say that LT/PSPICE compatability is needed.	3 years ago
soi	remove warnings	7 years ago
sp	Fix warning message	1 year ago
svg	File encoding is now UTF-8	1 year ago
tclspice	Fix warning message	1 year ago
transient-noise	noisy ring-oszillator now using transistors with different W/L	8 years ago
utf-8/стекло	Fix warning message	1 year ago
various	Add a transformer with parameters on the .subckt line	2 years ago
vbic	Fix warning message	1 year ago
vdmos	Add vto model parameter (the default has changed!), add .ic	3 years ago
xspice	Add additional examples of Verilog co-simulation and share the Verilog	1 year ago