You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.

Tree: 6fc75e636c

pre-master-46

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from '6fc75e636c'

${ noResults }

pyNgSpice/examples/xspice

History

Holger Vogt b8357edddc Add analog code model astate. It reports the previous state (delayed by 1 to 3 time steps) of the input node. Single or differential voltage or current.		6 months ago
..
d_lut	Fix a bug.	5 months ago
d_process	Fix d_process named pipes example. Use the correct gtkwave command for MacOS.	10 months ago
d_source	Obtain memory and simulation time	4 years ago
delay	Obtain memory and simulation time	4 years ago
delta-sigma	add y-axis label	4 years ago
filesource	Fix a bug.	5 months ago
ghdl	Fix a bug.	5 months ago
icarus_verilog	Fix ordering of parameter definition and use.	10 months ago
original-examples	Add null-pointer checks to some code that crashed when trying	2 years ago
pll	Re-make pll-xspice.cir as a wrapper around shared-pll-xspice.cir,	10 months ago
pwm-osc	Fix a bug.	5 months ago
see	Tiny modifications of SEE examples	8 months ago
state	Fix d_process named pipes example. Use the correct gtkwave command for MacOS.	10 months ago
table	Fix a bug.	5 months ago
transmission_lines	Fix a bug.	5 months ago
various	Fix a bug.	5 months ago
verilator	Fix ordering of parameter definition and use.	10 months ago