epilectrik
/
pyNgSpice
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
9098 Commits
1 Branch
0 Tags
36 MiB
 
 
 
 
 
 
Tree: 6730474067
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '6730474067'
${ noResults }
pyNgSpice/tests
Holger Vogt 6730474067
Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 		1 year ago
..
bin Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
bsim1 Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
bsim2 Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
bsim3 Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
bsim3soidd Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
bsim3soifd Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
bsim3soipd Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
bsim4 bsim4 model update according berkeley release - code change 9 years ago
bsimsoi Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
filters Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
general remove all .cvsignore files 14 years ago
hfet Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
hicum2 removed more tests 5 years ago
hisim model qa check for other simulator 11 years ago
hisimhv1 model qa check for other simulator 11 years ago
hisimhv2 Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
jfet Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
mes Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
mesa Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
mos6 mos6/simple inverter: true inverter circuit 12 years ago
polezero Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
regression Skip output lines starting with 'Operating' 2 years ago
resistance Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
sensitivity Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
transient Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
transmission Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
vbic remove all .cvsignore files 14 years ago
xspice Make verilog/libvvp.def verilog/MSVC.CMD verilog/README.txt distributable 1 year ago
.gitignore git ignore vcd files 1 year ago
ChangeLog Update of docs and test. Added mesa test files. 25 years ago
Makefile.am Add configure flag --enable-shortcheck to enable a shortened make check 4 years ago
README Fixed spelling errors 21 years ago

README 

ngspice test and example files:
===============================

This directory is organized as a tree of subdirectories containing test files
for devices and analyses implemented in ngspice.

Some files comes from the original Spice3f5 package and others have been 
contributed by developers and users.


File Extension Convention:

.cir : Circuit file. This can be a simple circuit description or a spice2
       input file.
.out : .cir files have been run and results are recorded into this
       type of file. This is useful if want to test ngspice against
       known (hopefully correct results).        
               
REPLICATE TESTS

To replicate tests you have to launch configure without any option and
compile ngspice. In the future this will change.

TO ADD NEW TESTS

Take an existing test and adopt it to your liking.  Add the test
script and its supporting files to Makefile.am.  Use `make check' to
see your new test in action.