epilectrik
/
pyNgSpice
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
You can not select more than 25 topics Topics must start with a letter or number, can include dashes ('-') and can be up to 35 characters long.
8236 Commits
1 Branch
0 Tags
36 MiB
 
 
 
 
 
 
Tree: 4111aaf110
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '4111aaf110'
${ noResults }
pyNgSpice/examples/cider
Holger Vogt 48e0164cc4
Replace $ in instance and.model lines by ; 		4 years ago
..
bicmos When logicexp has a ugate timing model other than d0_gate, use its delays for an inverter or buffer. 3 years ago
bjt When logicexp has a ugate timing model other than d0_gate, use its delays for an inverter or buffer. 3 years ago
cider-gnuplot CIDER: Examples for 2D plotting with gnuplot 4 years ago
diode Fix typo in the diode/README file. 4 years ago
jfet Some tiny updates on CIDER input files 6 years ago
mos No oscillation: Add a starting pulse 5 years ago
parallel Fix NAN error in numd2 area report and crashes when a doping file is missing. Update examples/cider so that the test circuits all run; add case sensitivity tests for rootfile and ic.file parameter strings enclosed in a single pair of double quotes. 5 years ago
resistor Fix NAN error in numd2 area report and crashes when a doping file is missing. Update examples/cider so that the test circuits all run; add case sensitivity tests for rootfile and ic.file parameter strings enclosed in a single pair of double quotes. 5 years ago
serial Replace $ in instance and.model lines by ; 4 years ago