Home Explore Help
Register Sign In
epilectrik
/
pyNgSpice
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
8370 Commits
1 Branch
0 Tags
36 MiB
Tree: c7ebb7aabb
pre-master-46
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from 'c7ebb7aabb'
${ noResults }
Commit Graph

5 Commits (c7ebb7aabb7abbfc978c2cf40e529e6183e746bb)

Author SHA1 Message Date
Brian Taylor 14a403e193 Use ~ on the input of a tristate buffer for INV3, and avoid creating an extra inverter. For ff/latch use ~ on set/reset and jkff clock inputs to avoid creating extra inverters.
3 years ago
Brian Taylor 4936fa2b1d Add serial load to 74f524 example.
3 years ago
Brian Taylor c7fd3bcaee Add example for 74f524.
3 years ago
Brian Taylor 7ff8f3773f Handle cases where logicexp has a timing model but no pindly. This is rare, only 22 tests from the digital libraries. Move digital examples, add missing .spiceint file.
3 years ago
Holger Vogt 5324319edb Move digital examples to new locations
3 years ago
Powered by Gitea Version: 1.14.2 Page: 333ms Template: 1ms
English
English 简体中文 繁體中文(香港) 繁體中文(台灣) Deutsch français Nederlands latviešu русский Українська 日本語 español português do Brasil Português de Portugal polski български italiano suomi Türkçe čeština српски svenska 한국어
Licenses API Website Go1.16.4