Tree: b6d2a50e42

pre-master-46

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from 'b6d2a50e42'

${ noResults }

Commit Graph

10 Commits (b6d2a50e426c9d17630472aa6bfb7adb91c4e320)

Author	SHA1	Message	Date
Holger Vogt	6c3b14e396	make simulation faster, allow batch mode	6 years ago
Holger Vogt	9dec5f5f1e	An example for non-convergence of the pll if the stepszelimit is removed. Adding a somewhat relaxed limit by TMAX in the tran command will speed up the simulation by a factor of 1.5 without compromising the result.	7 years ago
h_vogt	5d0c3182d3	add BSIM3 model parameters for loop filer with transistor charge pump	14 years ago
dwarning	96dd397251	correct the plot output	14 years ago
h_vogt	19a67fb7c5	pll: just include one of the two vco available (avoid a bug which has been removed only recently)	14 years ago
h_vogt	a0db6f0ccd	update to XSPICE phase-locked loop example	14 years ago
h_vogt	6cd13e0475	pll-xspice-fstep.cir: pll with ref frequency steps	14 years ago
h_vogt	c31fc334f6	pll-xspice.cir: save command added	14 years ago
h_vogt	c0b5a78097	new XSPICE example: use trtol=1 less ripple, but longer simulation time	14 years ago
h_vogt	85ece25a3a	new XSPICE example: mixed mode pll circuit	14 years ago