Tree: 51d0e3d910

pre-master-46

Branches Tags

${ item.name }

Create tag ${ searchTerm }

Create branch ${ searchTerm }

from '51d0e3d910'

${ noResults }

Commit Graph

1 Commits (51d0e3d910d41ae4f75a7ca7700eee1c19ae1ac4)

Author	SHA1	Message	Date
Giles Atkinson	35968d1da6	Add additional examples of Verilog co-simulation and share the Verilog source and large parts of the example circuits between Verilator and Icarus Verilog. Verilog source file adc.v has improved style: all assignments in the always block are now non-blocking.	2 years ago