epilectrik
/
pyNgSpice
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity
Browse Source

icvgs, icvds, and icvbs should be IOP.

pre-master-46
Árpád Bűrmen 9 months ago
committed by Holger Vogt
parent
56ecfa9e69
commit
cb944fdb7a
1 changed files with 3 additions and 3 deletions
Whitespace
Show all changes Ignore whitespace when comparing lines Ignore changes in amount of whitespace Ignore changes in whitespace at EOL
Unified View
Diff Options
Show Stats Download Patch File Download Diff File
  1. 6
      src/spicelib/devices/bsim3/b3.c

6
src/spicelib/devices/bsim3/b3.c
View File

@ -30,9 +30,9 @@ IOP( "geo", BSIM3_GEO, IF_INTEGER, "ACM model drain/source connection"),
IOP( "delvto", BSIM3_DELVTO, IF_REAL, "Zero bias threshold voltage variation"), IOP( "delvto", BSIM3_DELVTO, IF_REAL, "Zero bias threshold voltage variation"),
IOP( "mulu0", BSIM3_MULU0, IF_REAL, "Low field mobility multiplier"), IOP( "mulu0", BSIM3_MULU0, IF_REAL, "Low field mobility multiplier"),
IP( "ic", BSIM3_IC, IF_REALVEC , "Vector of DS,GS,BS initial voltages"), IP( "ic", BSIM3_IC, IF_REALVEC , "Vector of DS,GS,BS initial voltages"),
IP( "icvgs", BSIM3_IC_VGS, IF_REAL , "GS initial voltage"),
IP( "icvds", BSIM3_IC_VDS, IF_REAL , "DS initial voltage"),
IP( "icvbs", BSIM3_IC_VBS, IF_REAL , "BS initial voltage"),
IOP( "icvgs", BSIM3_IC_VGS, IF_REAL , "GS initial voltage"),
IOP( "icvds", BSIM3_IC_VDS, IF_REAL , "DS initial voltage"),
IOP( "icvbs", BSIM3_IC_VBS, IF_REAL , "BS initial voltage"),
OP( "gmbs", BSIM3_GMBS, IF_REAL, "Gmb"), OP( "gmbs", BSIM3_GMBS, IF_REAL, "Gmb"),
OP( "gm", BSIM3_GM, IF_REAL, "Gm"), OP( "gm", BSIM3_GM, IF_REAL, "Gm"),
OP( "gds", BSIM3_GDS, IF_REAL, "Gds"), OP( "gds", BSIM3_GDS, IF_REAL, "Gds"),

Write Preview
Loading…
Cancel
Save